

Inventor 1: Chen

Title: Distributed micro instruction set processor architecture for high-efficiency signal processing

1/9




FIG. 1

Title: Distributed micro instruction set processor architecture for high-efficiency signal processing

2/9

VMI Objects




FIG. 2

Title: Distributed micro instruction set processor architecture for high-efficiency signal processing

3/9




FIG. 3

Title: Distributed micro instruction set processor architecture for high-efficiency signal processing

4/9




FIG. 4

Title: Distributed micro instruction set processor architecture for high-efficiency signal processing

5/9




FIG. 5

Title: Distributed micro instruction set processor architecture for high-efficiency signal processing

6/9




FIG. 6

Title: Distributed micro instruction set processor architecture for high-efficiency signal processing

7/9




FIG. 7

Title: Distributed micro instruction set processor architecture for high-efficiency signal processing

8/9




FIG. 8

Title: Distributed micro instruction set processor architecture for high-efficiency signal processing

9/9




FIG. 9